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a b s t r a c t 
People and objects will soon share the same digital network for information exchange in a world named 
as the age of the cyber-physical systems. The general expectation is that people and systems will interact 
in real-time. This poses pressure onto systems design to support increasing demands on computational 
power, while keeping a low power envelop. Additionally, modular scaling and easy programmability are 
also important to ensure these systems to become widespread. The whole set of expectations impose 
scientiﬁc and technological challenges that need to be properly addressed. 
The AXIOM project (Agile, eXtensible, fast I/O Module) will research new hardware/software architec- 
tures for cyber-physical systems to meet such expectations. The technical approach aims at solving funda- 
mental problems to enable easy programmability of heterogeneous multi-core multi-board systems. AX- 
IOM proposes the use of the task-based OmpSs programming model, leveraging low-level communication 
interfaces provided by the hardware. Modular scalability will be possible thanks to a fast interconnect 
embedded into each module. To this aim, an innovative ARM and FPGA-based board will be designed, 
with enhanced capabilities for interfacing with the physical world. Its effectiveness will be demonstrated 
with key scenarios such as Smart Video-Surveillance and Smart Living/Home (domotics). 
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We are entering the Cyber-Physical age, in which both objects
nd people will become nodes of the same digital network for ex-
hanging information. Therefore, the expectation is that “things” or
ystems will become somewhat smart as people, having to permit
 rapid and close interaction not only human-human and system-
ystem, but also human-system, and system-human. More scien-
iﬁcally, we expect that such Cyber-Physical Systems (CPS) will atomella), nicola.bettin@vimar.com (N. Bettin), antonioriz@gmail.com (A. Rizzo), 
iorgi@dii.unisi.it (R. Giorgi). 
nder the CC BY-NC-ND license ( http://creativecommons.org/licenses/by-nc-nd/4.0/ ). 
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Fig. 1. The AXIOM Software Layers. 
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least react in real time, provide enough computational power for
he assigned tasks, consume the least possible energy for such
asks (energy eﬃciency), allow for an easy programmability, scal-
ng through modularity and exploit at best existing standards at
inimal costs. 
The AXIOM project (Agile, eXtensible, fast I/O Module) aims at
esearching new hardware/software architectures for CPSs in which
he above expectations are realized. The project, started on Febru-
ry 2015, will span over 3 years. The coordination of the project
s carried out by the University of Siena (UNISI). UNISI also takes
he evaluation part of the project. Foundation for Research and
echnology - Hellas (FORTH) develops the interconnection between
oards. Barcelona Supercomputing Center (BSC) is responsible of
he OmpSs (OpenMP+StarSs) programming model and software
oolchain. Partner EVIDENCE takes the lead on the development of
he runtime systems. Partner SECO designs and builds the proto-
ype board. Partner HERTA Security provides a video-surveillance
se case. Partner VIMAR provides a smart-building use case. 
Fig. 1 shows the software layers used in this project. As it can
e seen the project addresses all the levels of the system, from
he application level, that includes two key application domains,
o the hardware level. That includes developing a speciﬁc runtime
oftware manager (OmpSs@FPGA), a fast interconnection link (Fast
ink) and even the AXIOM board itself. As can also be seen in
ig. 1 the project aims to develop a board that can work well both
lone or as part of a larger system (i.e. a group of boards intercon-
ected by the AXIOM link). This modular capabilities are addressed
rom both the hardware side (the implementation of the AXIOM
ink) and the software side (the development of inter-node execu-
ion capabilities using the OmpSs programming model). From the
ardware point of view is one of the aims of the project to make
he board accessible in terms of cost (as cheap as possible, even
round one hundred euros) while making it powerful enough to
eal with the envisioned use cases. This holistic development is
hat we call the AXIOM platform. 
The speciﬁc objectives of the AXIOM project are: 
• Realizing a small board that is ﬂexible (suitable for a wide
range of applications), energy eﬃcient and modularly scalable
(AXIOM Board in Fig. 1 ). We will use an ARM- and FPGA-based
chip with custom high-speed interconnects to build the AXIOM
prototype board. 
• Easy programmability of multi-core, multi-board, FPGA node,
with the OmpSs programming model (OmpSs@Cluster/OmpSs
over DSM, and OmpSs@FPGA in Fig. 1 ), and improved thread
management and real-time support from the operating system.
The software will be Open-Source. 
• Easy interfacing with the Cyber-Physical world, based on the
Arduino shields [1,2] , pluggable onto the board. This shields are
going allow the developed board to be extended with sensors(e.g. a camera). They will provide new functionalities to the de-
veloped board to widen the scope of its applications. 
• Contribute to standards, in the context of the Standardization
Group for Embedded Systems (SGET) and OpenMP. 
The rest of the paper is organized as follows. Section 2 explains
he AXIOM software layers. Section 3 explains the AXIOM link de-
elopment. Section 4 explains the applications evaluated and the
xpected scenarios. Section 5 explains the experimental setup fol-
owed by Section 6 that presents the ﬁrst results obtained by the
roject. Section 7 explains the related work. Finally, Section 8 sum-
arizes the conclusions and the envisioned future work. 
. The AXIOM software 
One of the problems when building a complex ecosystem like
he one described in Fig. 1 is how to easily program applications
hat should take advantage at the same time of both on-chip re-
ources (i.e. the FPGA and the multiple cores) and multiple board
esources (through fast link multiple board connection). 
Several solutions have been proposed during the last decades
o parallelize computations on multi-core systems. However, no
nanimous consensus on the best solution has been achieved. On
ne hand, some solutions are based on message-passing mecha-
isms (e.g., MPI), which are usually considered too diﬃcult to use
or developers not accustomed to parallel programming. For exam-
le, parallelizing existing legacy serial codes, like face detection,
udio processing or search algorithms, with MPI need a large code
ewriting to add the communication primitives and synchroniza-
ion needed. Usually this means to rewrite the full application at
nce to take advantage of the cluster. Instead, models targeting
MPs, are usually based on code annotations, that allow introduc-
ng less changes in the original code, and also incrementally work
n the different parts of the applications, that can be tested much
arlier than when using message passing. 
Another possibility that is going to be explored in this project
s the use of a DSM system. Distributed shared memory (DSM) is
 form of memory architecture where actually physically separate
emories can be addressed as one logically shared address space.
he main advantage of this memory organization is that it can
e easily programmed as the program can access all the available
emory despite its real physical location being the DSM support
probably integrated with the OS) the one responsible of managing
he communication. On the other hand, this management when
ot properly handled can lead to unnecessary or ineﬃcient com-
unication patterns. 
AXIOM will leverage OmpSs, a task dataﬂow programming
odel that includes heterogeneous execution support as well as
ata and task dependency management [3] and has signiﬁcantly
nﬂuenced the recently appeared OpenMP 4.0 speciﬁcation. 
.1. The OmpSs programming model 
In OmpSs, tasks are generated in the context of a team of
hreads that run in parallel. OmpSs provides an initial team of
hreads as speciﬁed by the user upon starting the application. 
Tasks are deﬁned as portions of code enclosed in the task direc-
ive , or as user-deﬁned functions, also annotated as tasks, as fol-
ows: 
# pragma omp task [ clause − list ] 
{ structured − work | 
function − declaration | 
function − definition } 
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Fig. 2. General view of OmpSs@FPGA and OmpSs@Cluster execution context. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3. General view of OmpSs over a DSM system. 
Fig. 4. OmpSs@FPGA ecosystem compilation ﬂow. 
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t  A task is created when the code reaches the task construct, or
a call is made to a function annotated as a task. The task construct
allows to specify, among others, the clauses in, out and inout . Their
syntax is: 
in (data − reference − list ) 
out (data − reference − list ) 
inout (data − reference − list ) 
The information provided is used to derive dependencies
among tasks at runtime, and schedule/ﬁre a task. Tasks are ﬁred
when their inputs are ready and their outputs can be generated. 
Dependencies are expressed by means of data-reference-lists. A
data-reference in such a list can contain either a single variable
identiﬁer, or also references to subobjects. References to subobjects
include array element references (e.g., a[4] ), array sections ( a[3:6] ),
ﬁeld references ( a.b ), and elaborated shaping expressions ( [10][20]
p ). The latter means the rectangular area starting at address p , with
a shape of 10 rows and 20 columns. 
OmpSs is based on two main components: i) The Mercurium
compiler gets C/C ++ and FORTRAN code, annotated with the task
directives presented above, and transforms the sequential code into
parallel code with calls to the Nanos ++ runtime system; and ii)
The Nanos ++ runtime system gets the information generated by
the compiler about the parallel tasks to be run, manages the task
dependences and schedules them on the available resources, when
those tasks are ready. Nanos ++ supports the execution of tasks in
remote nodes, and heterogeneous accelerators. 
At the lower level, the AXIOM project will investigate and im-
plement the OmpSs programming model on top of the following
intra- and inter-node technologies: 
• Intra-node: The most important target here is FPGA pro-
grammability support. 
- OmpSs@FPGA, for easy exploiting of the FPGA acceleration; 
• Inter-node: In this case two different approaches can be ad-
dressed based on the performance requirement, although they
can be integrated in the same scenarios, to work with different
memory address spaces. 
- OmpSs@cluster, for eﬃcient parallel programming hiding
message-passing complexities; 
- OmpSs on a DSM-like paradigm, for easy parallelization of
legacy code. 
Fig. 2 shows the overall view of OmpSs@FPGA and
OmpSs@cluster execution context in a multi-board system. Each
FPGA-based node will be addressed by the OmpSs@FPGA support
meanwhile the OmpSs@cluster will help to transparently program
all the multi-node system. Fig. 3 shows the overall view of a DSM system where
mpSs@FPGA would have the same intra-node inﬂuence and
mpSs@cluster will appear like a single intra-node OmpSs running
ver a transparent DSM system. 
.2. OmpSs@FPGA 
The OmpSs@FPGA ecosystem consists of the infrastructure for
ompilation instrumentation and execution from source code writ-
en in C/C ++ to ARM binary and FPGA bitstream for Zynq. The
ompilation infrastructure provides support to (1) generate ARM
inary code from OmpSs code, that can run in the ARM-based SMP
f the Zynq SoC, (2) extract the kernel of the part of the applica-
ion to be accelerated into the FPGA and (3) automatically gen-
rate a bitstream that includes the IP cores of the accelerator(s),
he DMA engine IPs, and the necessary interconnection. In addi-
ion, the ARM binary can be instrumented to generate traces to be
nalyzed oﬄine with the Paraver tool [4] . 
The runtime infrastructure should allow heterogeneous tasking
n any combination of SMPs and accelerators, depending on the
vailability of the resources and the target devices. 
Fig. 4 shows the high level compilation ﬂow using our
mpSs@FPGA ecosystem. The OmpSs code is passed through the
ource-to-source compiler Mercurium [5] , that includes a special-
zed FPGA compilation phase to process annotated FPGA tasks.
or each of those tasks, it generates two C codes. One of them
s a Vivado HLS (source to HDL Xilinx tool) annotated code for
he bitstream generation branch (“accelerator codes” box in Fig. 4 ).
he other is an intermediate host source code with OmpSs run-
ime (Nanos ++ ) calls that is generated for the software generation
ranch (“Host C code + Nanos ++ runtime call” box in Fig. 4 ). Both
he hardware and the software generation branches are transpar-
nt to the programmer. 
Fig. 5 shows a matrix multiply example that has been anno-
ated with OmpSs directives. This code shows a parallel tiled ma-
rix multiply where each of the tiles is a task. Each of those tasks
C. Álvarez et al. / Microprocessors and Microsystems 47 (2016) 262–277 265 
Fig. 5. OmpSs directives on matrix multiplication. 
h  
m  
s  
g  
c  
N  
o
2
 
s  
t  
m  
a  
o  
w
 
o  
t  
t
 
n  
t  
s  
w  
t  
i  
n  
e
 
m  
t  
o  
g  
p
 
g  
n  
t  
O  
w  
Fig. 6. Nanos++ distributed memory management organization. 
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mas two input dependences and an inout dependence that will be
anaged at runtime by Nanos ++ . Those tasks will be able to be
cheduled/ﬁred to an SMP or FPGA , as it is annontated in the tar-
et device directive, depending on the resource availability. The
opy_deps clause associated to the target directive hints the
anos ++ runtime to copy the data associated with the input and
utput dependences to/from the device when necessary. 
.3. OmpSs@cluster 
OmpSs@cluster is the OmpSs ﬂavor that provides support for a
ingle address space over a cluster of SMP nodes with accelera-
ors. In this environment, the Nanos ++ runtime system supports a
aster-worker execution scheme. One of the nodes of the cluster
cts as the master node, where the application starts. In the rest
f nodes where the application is executed, worker processes just
ait for work to be provided by the master. 
In this environment, the data copies generated either by the in ,
ut , inout task clauses are executed over the network connec-
ion across nodes, to bring data to the appropriated node where
he tasks are to be executed. 
Following the Nanos ++ design, cluster threads are the compo-
ents that allow the execution of tasks on worker nodes. These
hreads do not execute tasks themselves. They are in charge of
ending work descriptors to their associated nodes and notifying
hen these have completed their execution. One cluster thread can
ake care of providing work to several worker nodes. In the current
mplementation, cluster threads are created only on the master
ode of the execution. Slave nodes cannot issue tasks for remote
xecution and thus they do not need to spawn cluster threads. 
In Nanos ++ , the device speciﬁc code has to provide speciﬁc
ethods to be able to transfer data from the host address space
o the device address space, and the other way around. The mem-
ry coherence model required by OmpSs is implemented by two
eneric subsystems, the data directory and the data cache , ex-
lained below. 
Fig. 6 shows how the different Nanos ++ subsystems are or-
anized to manage the memory of the whole cluster. The master
ode is the responsible for keeping the memory coherent with
he OmpSs memory coherence model, and also for offering the
mpSs single address space view. The master node memory is
hat OmpSs considers the host memory or host address space , andt is the only address space exposed to the application. The mem-
ry of each worker node is treated as a private device memory and
s managed by the master node. 
The data cache component manages the operations needed at
he master node to transfer data to and from worker memories.
here is one data cache for each address space present on the
ystem. Operations performed in a data cache include allocating
emory chunks, freeing them and transferring data from their
anaged address spaces to the host address space and the other
ay around. Data caches also keep the mapping of host memory
ddresses to their private memory addresses. Memory transfer op-
rations are implemented using network transfers. Allocation and
ree operations are handled locally at the master node. 
A memory reference may have several copies of its contents on
ifferent address spaces of the system. To maintain the coherence
f the memory, the master node uses the data directory . It con-
ains the information of where the last produced values of a mem-
ry reference are located. With it, the system can determine which
ransfer operations must perform to execute a task in any node of
he system. Also, each task execution updates the information of
he data directory to reﬂect the newly produced data. 
The implementation of the network subsystem is currently
ased on the active messages provided by the GASNet communica-
ions library. In the context of AXIOM, we will adapt the network-
ng on the communications library provided for the Zynq platform.
.4. OmpSs on DSM-like systems 
DSM is a well-known research topic, and it can be implemented
ither at software or at hardware level (with a full range of hybrid
pproaches). 
We will work on the performance analysis of current DSM im-
lementations. After that the project will decide upon the design
nd development of a proper, reliable and eﬃcient mechanism to
mplement a DSM-like paradigm integrated in the Linux OS. The
echanism will run on the reference platform. It will allow to
everage the simplicity and scalability of the OmpSs framework on
op of the AXIOM platform. It will be released as Open-Source soft-
are, and it is expected to bring beneﬁts to both the ICT and the
mbedded industries. 
.5. Operating system support 
The operating system used in the project will be Linux. One of
he advantages of using a SoC like the Zynq is that Linux can be
un on the ARM cores of the platform off-the-shelf. This kind of
ystem has the advantage of the easiness to program a standard
rocessor like the ARM along with the raw performance power of
he FPGA fabric that will be used through the OmpSs programming
odel. 
266 C. Álvarez et al. / Microprocessors and Microsystems 47 (2016) 262–277 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 7. The Network Interface controller structure. 
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V  We will investigate the possibility of integrating features in the
OS to load balance the work across the nodes through the high-
speed interconnection. Finding an eﬃcient solution is an aimed
outcome of the project since current solutions for load balancing
in distributed systems may be expensive, too speciﬁc, or diﬃcult
to program (with paradigms such as MPI). 
Particular attention will be given to scalability and latency is-
sues, by implementing lock-free data structures. Another relevant
aspect will be the necessity of properly managing events in real-
time. 
The OS scheduler will be extended to enable it distributing
threads across the different nodes. The low-level thread scheduler
(LLTS [6–10] , discussed in Section 7 ) may be accelerated in hard-
ware, by mapping its structure in the FPGA cards composing the
evaluation platform. This will avoid bottlenecks from the scheduler,
thus increasing the performance of parallel applications. 
3. The AXIOM link 
The AXIOM platform will be built around FPGA-based SoC, as
exempliﬁed by the Zynq platform by Xilinx. Zynq devices feature a
dual- or quad-core ARM Cortex A9 processor closely connected to
an FPGA fabric. The closeness of the connection (and hence the low
latency) and the ﬂexibility of the reconﬁgurable FPGA logic make
the combination very powerful in terms of customization. In ad-
dition, Zynq devices feature gigabit-rate transceivers that will be
used to provide ample communication bandwidth between AXIOM
nodes. 
In terms of connectivity, AXIOM -besides including classical
connectivity (e.g., Internet)- will also bring modularity at the next
level, allowing the construction of more compute intensive and
performance systems through low-cost but scalable high-speed in-
terconnect. This interconnect, subject of research and design dur-
ing the project, will utilize relatively low cost SATA connectors to
interconnect multiple boards. Such connectivity will allow to build
(or upgrade at a later moment) ﬂexible and low-cost systems with
simplicity by re-using the same basic (small) module without the
need of costly connectors and cables. 
We will provide three bi-directional links per board, so that
the nodes can be connected in many different ways, ranging from
ring, to the well-established 2D-mesh/torus, and up to arbitrary
3-D topologies such as mesh/torus. The AXIOM interconnect will
have customizable parameters (such as packet size, formats, etc) if
needed by applications, further improving the eﬃciency and per-
formance. 
In AXIOM we will provide a powerful network interface (NI)
-implemented in the FPGA region- that will eﬃciently support
the communication protocols needed by the applications. Besides
implementing a MPI-like communication library, we will sup-
port a (distributed) Shared Memory model with support from the
OmpSs programming model, the Operating System, and the Run-
time. One such optimization is the eﬃcient implementation of
remote direct memory access (RDMA) and remote-write opera-
tions as basic communication primitives visible at the application
level. 
The AXIOM interconnection library will support two main
packet types, (a) RDMA, and (b) short messages. RDMA packets
will be used to (a) request large data from a remote node (RDMA
requests), and (b) transmit large data (RDMA writes). Short mes-
sages will be used to exchange short data between nodes that will
contain either raw data or acknowledgement packets (ACKs). To-
wards a balanced and eﬃcient bandwidth network utilization, we
employ a packet priority transmission scheme; ACKs, RDMA writes
/ messages, and RDMA requests are classiﬁed with the highest,
middle and lowest transmission priority respectively. Fig. 7 illustrates the NI internal structure for inter-node com-
unication. The “RDMA FIFOs” will be used to store descriptors for
ending / receiving RDMA packets to / from remote nodes. RDMA
escriptors contain the local and remote node id, source and des-
ination data address, and ﬁnally the payload size. The “Raw data
IFOs” will be used to store descriptors for exchanging either short
ata messages or ACKs. Such descriptors will contain the source
nd destination node id, and also encapsulate the payload data
raw data or an ACK). 
The “NI control registers” are memory mapped registers that
llow the local Zynq processing system (PS) to conﬁgure the NI
HY loopback mode or toggle local notiﬁcations when data are
uccessfully transmitted. The “NI Status registers” are also mem-
ry mapped registers that allow the PS to monitor certain NI inter-
al states, such as the DMA engine progress, queues status (empty,
ull, etc.), PHY channel and link states. In addition, when a FIFO
tate moves from empty to not empty the “IRQ” module raises an
nterrupt to inform the PS. 
The hardware counters module (“HW cnt”) provides a set of
ounters to monitor the progress of RDMA requests and RDMA
rites. Every new RDMA request / RDMA write that reads / writes
 large set of data from / to a remote node, is essentially served by
ultiple short RDMA responses (packets that fetch subsets of the
equested data). Moreover, each RDMA request / RDMA write gets a
nique id that is assigned to a HW counter. The latter is set to the
umber of RDMA responses required to transmit all data; its value
s decremented each time an RDMA response is ﬁnished. The PS
an access all HW counters for debugging purposes via software. 
The “DMA engine” is responsible for storing incoming payload /
oading requested data to / from the required SDRAM address via
he PS coherency port (ACP). The “Aurora PHY link” utilizes the
ynq MGT transceivers to serially send / receive data to / from re-
ote nodes. 
The “packetizer” assembles a complete packet that will be sent
o a remote node; short messages and RDMA requests / RDMA
rites are forwarded to the Aurora PHY link, while RDMA response
eaders are appended with the requested payload provided by the
MA engine. In contrast, the “unpacketizer” caches incoming pack-
ts. Simple messages / ACKs and RDMA response headers are even-
ually stored to the “Raw data FIFOs”. Trailing payload data from
DMA responses are forwarded to the DMA engine and stored to
he SDRAM via the ACP, ensuring the PS data coherency. 
Finally, the NI “internal controller” (NIC) orchestrates the overall
odule functionality. 
. Application domains and examples of use 
AXIOM will be applied in two real life application domains:
ideo-surveillance and Smart-home. They will operate as bench-
C. Álvarez et al. / Microprocessors and Microsystems 47 (2016) 262–277 267 
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 arks for assessing the potentialities and the limits of the pro-
osed architecture. The two application domains have been cho-
en for the different kind of challenges to process capabilities they
ose. 
.1. Video-surveillance 
Intelligent multi-camera video surveillance is a multidisci-
linary ﬁeld related to computer vision, pattern recognition, signal
rocessing, communication, embedded computing and image sen-
ors. Smart video-surveillance has a wide variety of applications
oth in public and private environments, such as homeland secu-
ity, crime prevention, facial marketing and traﬃc control, among
thers. 
These applications are generally very computationally demand-
ng, since they require monitoring very diverse indoor and out-
oor scenes including airports, hotels or shopping malls, which
sually involve highly varying environments. In many cases it is
lso necessary to analyze multiple camera video streams, particu-
arly when object re-identiﬁcation or tracking of individuals across
ameras is required. For instance, a scenario where runners may be
bserved and recognized with different objectives: statistics, real-
ime detection of people that want to be video recorded during
he race, TV reportage where the TV oﬃcer only has to say the
ame of a runner and the corresponding camera becomes oper-
tive, etc. Another crowded scenario may be the case of a large
ompany with hundreds of employees that work in several differ-
nt places/buildings: an employee A in any room requests video-
onference with a person (in any place, any building) and AXIOM,
n real-time, detects where this person is and requests permission
o begin videoconference room-to-room by telling that person: “A
s requesting a videoconference”. Real-time recognition may also
elp to track emergency vehicles to skip traﬃc jams by analyzing
he traﬃc camera images in real-time. 
The modular approach explored by AXIOM is particularly well-
uited for tackling such challenging scenarios as it addresses the is-
ues derived from their computational complexity, distributed na-
ure, and need for synchronization among processes. Furthermore,
he AXIOM platform makes it possible to execute compute inten-
ive tasks on ARM with FPGA processing nodes. This will enable
ompanies such as Herta Security to deploy their real-time face
ecognition technology in crowded and changeable environments
sing multiple cameras simultaneously. 
.2. Smart-home 
Smart home means buildings empowered by ICT in the context
f the merging Ubiquitous Computing and the Internet of Things:
he generalization in instrumenting buildings with sensors, actu-
tors, cyber-physical systems allow to collect, ﬁlter and produce
ore and more information locally, to be further consolidated and
anaged globally according to business functions and services. A
mart home is one that uses operational and IT technologies and
rocesses to make it a better performing building - one that deliv-
rs lower operating costs, uses less energy, maximizes system and
quipment lifetime value, is cyber-secured and produces measur-
ble value for multiple stake holders. 
Major challenges in such environments concern cryptography,
elf-testing and ﬁrst of all sensor-networks management. Sensor
ata brings numerous computational challenges in the context of
ata collection, storage, and mining. In particular, learning from
ata produced from a sensor network poses several issues: sensors
re distributed; they produce a continuous ﬂow of data, eventually
t high speeds; they act in dynamic, time-changing environments;
he number of sensors can be very large and dynamic. These is-ues require the design of eﬃcient solutions for processing data
roduced by sensor-networks. 
AXIOM can help with preventive and interactive maintenance of
nfrastructures, climate and temperature management. This man-
gement can be remotely controlled helping to improve the en-
rgy eﬃciency at home, apartments and company oﬃce buildings.
or instance, AXIOM may detect patterns of behavior in a company
ﬃce building to adapt climate and light switching to the working
ay of life of the workers. 
The two application domains pose also common challenges
uch as, board-to-board communication and easy programmability.
urthermore, the two scenarios shown can easily converge, offering
pportunities for synergies and emerging services in the respective
omains. 
.3. Examples of use 
We are currently considering a wide range of potential uses
oth for Video-surveillance and for Smart-home. They range from
ynamic retail demand forecasting in train/bus station to Smart
arketing in shopping malls for Video-surveillance; and from
mart home comfort to Autonomous drone for infrastructure and
mart-home control. Here a taste of the scenarios, where the goals
re expressed in terms of the ﬁnal users of the enabling technology
s showed. A discussion of another scenario, part of our scenario
xploration, related to vehicle detection can also be found in an-
ther paper [11] . At the same time, these goals should match with
he challenges to AXIOM processing capabilities: 
• Dynamic retail demand forecasting. Due to the high ﬂuctua-
tion of passengers departing and arriving at train stations, de-
mand for station retailers varies strongly over time. By forecast-
ing such demand through video analysis, better services can be
provided through more eﬃcient staff utilization. The purpose of
this scenario is to provide retailers with a real-time forecast of
potential customers arriving at their outlets, to allow for better
task allocation and to increase business eﬃciency. 
• Smart marketing in shopping mall. Consumer behavior in a
shopping mall can be very eclectic yet the awareness of pat-
terns of behavior can be of help both to services providers and
to clients to meet their respective goals. Demographic analy-
ses is carried out over the captured facial snapshots, helping
to identify interesting facts such as the demographic proﬁles of
the customers, or how do they distribute into gender and age
segments. The visitors are tracked from one camera to another,
so as to discover the main paths they take through the mall and
how long they stay at different locations. The goal is to collect
statistical information about the visitors in order to deﬁne mar-
keting strategies both for service providers and for clients. 
• Smart home comfort. Comfort perception and necessities can
be different in respect of time of the day/week and to the char-
acteristics of the people actually living that space in that mo-
ment. The smart home is required to identify and manage the
different situations, and to react at the people indications in an
easy and smooth way. Networked sensors and actuators are dis-
tributed in each room embedded in ordinary appliances. The
appliances perform their primary normal function, but also col-
lect different kinds of information, ranging from presence de-
tection, temperature, humidity, window and door opening, air
quality, audio. The objective of the smart home comfort autopi-
lot is to minimize power consumption and to guarantee peo-
ple’s comfort and well being, without giving the impression of
reducing people freedom and capacity of control. 
• Autonomous rover/drone for infrastructure control. Preventive
maintenance is performed on equipment to keep it running
smoothly and eﬃciently and to help extend its life. Many types
268 C. Álvarez et al. / Microprocessors and Microsystems 47 (2016) 262–277 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Table 1 
Total number of additional lines of code com- 
pared to a baseline C implementation. 
Application Pthread Accel OmpSs 
Cholesky 26 71 3 
Covariance 29 94 3 
MxM 64x64 39 95 3 
MxM 32x32 39 95 3 
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t  of equipment should be put on a preventive maintenance pro-
gram: HVAC systems, pumps and air compressors, air con-
ditioning, chillers and absorption equipment, elevators, safety
showers, back-ﬂow preventers, building exteriors, roofs, win-
dows, ﬁre doors and generators. Autonomous rovers and drone
furnished with thermo camera and ambient sensors can move
inside and outside a building monitoring the energy ﬂow, pro-
viding data for a multi-level energy ﬂow models that can be
used for preventive maintenance. The goal is maintaining build-
ing infrastructure eﬃcient, manage operating costs, and mini-
mizing potential downtime. It also ensures these components
perform within their originally designed operating parameters,
allowing data center managers the opportunity to replace com-
ponents before they fail. 
The software approach explored by AXIOM is particularly well-
suited for tackling such challenging scenarios, as it addresses the
issues derived from their computational complexity, distributed
nature, and need for synchronization among processes. Moreover,
we are considering some representative benchmarks to test drive
the design of the software stack that two partners already explored
in the ERA project [12,13] . 
Finally, it is worth mentioning that this project doesn’t address
the problem of maintaining or securing “sensible” data. In princi-
ple AXIOM is not collecting sensitive information, as per the deﬁ-
nition of sensitive information provided by EU Directive 95/46/EC.
However, according to the approved Commission Proposals on the
data protection reform, biometric data has to be considered sensi-
tive by default. This Regulation shall apply from 25 May 2018 but
the project considers since the beginning that biometric data col-
lected deserve that highest protection, at the same level of data re-
vealing racial or ethnic origin, political opinions, religious or philo-
sophical beliefs. Accordingly, procedures compliant with national
and EU legislation are followed to deal with data collection, stor-
age, protection, retention and destruction and conﬁrmation. 
Regarding the software developed in the presented scenarios, it
will rely on the Linux OS security layers already developed. As a
full Linux compliant architecture, the AXIOM architecture supports
the technical means to guarantee different privacy levels to pro-
tect the access to “sensible” plain data. Of course, it will also be
archived and distributed following national and EU legislation. 
5. Experimental setup 
In the ﬁrst year of the AXIOM project we want to properly eval-
uate the potential of the proposed hardware/software platform to
achieve the following goals: 
• Easy programmability of multi-core, multi-board, FPGA nodes
using the OmpSs programming model. 
• Reasonable performance and improved energy eﬃciency com-
pared against state-of-the-art systems. 
5.1. Benchmarks description 
Three benchmarks have been used for the analysis of easy
programmability when using the OmpSs@FPGA infrastructure: (1)
Cholesky matrix decomposition, working on a dense matrix of
6 4x6 4 double-precision complex numbers; (2) Covariance, working
on arrays of 32-bit integer complex numbers; and (3) Matrix mul-
tiplication, working on a matrix of single precision ﬂoating point
values (32 × 32 and 64 × 64 sizes). On the order hand, for perfor-
mance results the same matrix multiplication has been used with
a larger matrix 2048 × 2048, and different block sizes. .2. Hardware and software 
To perform the FPGA experiments showed in this article we
ave used a Zynq 706 board. The board includes a Zynq 7045 with
 ARM cores running at 800MHz and an FPGA that run at 200MHz
nd features 350K logic cells, 19.1Mb of block RAM and 900 DSP
lices. The SoC was released at 2012 and used 28nm technology.
iming of the applications has been obtained by instrumenting
ith gettimeofday the part of the code that calls several times
he kernel code while the power consumption was computed using
he tools provided by Xilinx. 
The OmpSs implementation is based on Mercurium 1.99.4 and
anos ++ 0.8. For the hardware compilation branch we have used
he Xilinx ISE Design 14.7 and the Vivado HLS 2013.2 tools.
he #pragma HLS pipeline II = 1 was used to parallelize the
econd loop of the matrix multiplication. All OmpSs codes have
een compiled with the arm-xilinx-linux-gnueabi-g ++ (Sourcery
odeBench Lite 2011.09–50) 4.6.1 and arm-xilinx-linux-gnueabi-gcc
Sourcery CodeBench Lite 2011.09–50) 4.6.1 compilers, with -O3
ptimization ﬂag. OmpSs runtime used an AXIOM premilinary pro-
otype of the NI interface. Results show the average elapsed execu-
ion time of 3 application executions. 
The machine used to obtain the GPP reference results was an
5-3470 with 4 cores running at 3.20GHz. The processor was se-
ected as it was released in Q2’12, close to the releasing time of
he Zynq 7045, and uses a 22nm technology. As with the ARM
odes, timing was measured with gettimeofday and power was
easured reading directly the processor hardware registers. Codes
ere compiled with gcc version 5.2.1 using -O3 optimization ﬂag
nd MKL version 11.2.3. 
. Results 
We have done some experiments for coding a set of bench-
arks in the Zynq platform and an initial evaluation of pro-
rammability cost in terms of number of lines of code, as a mea-
ure of programmability complexity. 
.1. Programmability analysis 
In order to have a good programmability analysis we have im-
lemented four different versions of each benchmark code: se-
uential code, pthread code, FPGA-accelerated code and OmpSs
ode. All versions of the codes consider the full Matrix Multiply,
he full Cholesky, and the full Covariance as tasks. 
We want to remark the programmability facilities of our pro-
osal. With this objective, Table 1 shows the total number of ad-
itional lines of code for each of the different versions of the ap-
lications, compared to the sequential version: a pthread version
nly running tasks in one or two ARM cores ( Pthread ), a sequen-
ial version using one or two hardware accelerators ( Accel ), and
he OmpSs version ( OmpSs ). 
The Pthread and Accel versions require more additional lines
han the OmpSs version. This is especially high in the sequential
ersions using the hardware accelerators. For the Pthread version
his is due to the additional calls to the Pthreads library, in order
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Fig. 8. Elapsed-time: 1/2 FPGA accelerators, up to 256 × 256. 
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Fig. 9. Elapsed-time: FPGA MxM versus SMP MxM (MKL). 
Fig. 10. Energy consumption: FPGA MxM versus SMP MxM (MKL). 
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c  o create, manage and join the pthreads. For the Accel version, this
s because the application needs to call the low-level infrastructure
o setup the communications layer with the FPGA and perform the
ctual data transfers back and forth to the FPGA hardware. 
On the other hand, in the case of the OmpSs version, the thread
anagement, the setup of the communications and data transfers
o and from the FPGA are all done internally by the Nanos ++ run-
ime. This way, the programmer does not need to write any line
f code related to low level management, but only the directives
riggering the communications. 
Indeed, the current compilation and runtime infrastructure of
he OmpSs programming model allows to exploit the heteroge-
eous characteristics of the Zynq All-Programmable SoC with the
nly effort of two directive lines. Note however that Table 1 in-
icates that the OmpSs version needs an additional third line. This
ine is a taskwait before the program ends, as it can be observed
n Fig. 5 . Actually, the code showed in Fig. 5 is used to generate
oth the 32 × 32 and the 64 × 64 versions of the matrix multi-
lication, using all the available resources (ARM cores and FPGA),
imply by redeﬁning the BS variable as 32 or 64 elements. 
For the Pthreads and Accel versions however, different block
izes need new scheduling schemes, adding more complexity to
he transformation of the code. Indeed, implementing a fourth ver-
ion of the code managing heterogeneous executions would require
ore development time and additional lines that the ones showed
n Table 1 . 
.2. Performance results 
In order to study the suitability of our approach to the High
erformance Computing (HPC) environment, it is necessary to
emonstrate that our systems is not only able to be easily pro-
rammed but also that it can achieve a reasonable performance
hen compared to other current state-of-the-art approaches. 
First, an evaluation of the best accelerator size for the selected
PGA was performed. Fig. 8 shows the elapsed time for a 2048 ×
048 matrix multiplication using 1/2 accelerators of sizes (blocks)
 4 × 6 4, 128 × 128 and 256 × 256. Results show that using 1/2
 4 × 6 4 accelerators are the worst choice. This accelerator size is
oo small for the problem since the data transfer to/from the FPGA
vercomes the computational beneﬁts of using the FPGA. Indeed,
s the communication channel is shared, using two accelerators
oes not improve the performance that is bounded by the DMA.
n the other hand, there is a signiﬁcant improvement when mov-
ng to 128 × 128 accelerators. Those bigger accelerators compute
locks of four times the size of 64 × 64 accelerators and conse-
uently the data movements are divided by four. Therefore, 128 ×
28 accelerators are also 8 times more time consuming than 64
64 accelerators since doubling the block size means eight times 
ore multiplications, and then, using two accelerators can help to
mprove the performance. However, due to FPGA limited resources,he compiler is not able to make the two accelerators, sharing re-
ources, as fast as only one, using all the resources. This limit ex-
lains why the largest accelerator (blocks of 256 × 256) is not able
o be as fast as two 128 × 128 ones. Although the data transfers
re again divided by four the accelerator is six times slower than
ne 128 × 128 due to the limited resources and this results in
 worse overall performance. One not so obious, but nevertheless
mportant result of Fig. 8 is that all the accelerators were compiled
nd executed using the same source code (listed in Fig. 5 ) chang-
ng only the block size ( BS ). Both the compiler and the runtime
ake care of all the details. 
Fig. 9 shows the time in microseconds that takes to compute
 2048 × 2048 matrix multiplication, using the best block size,
n two different systems. Columns named i5 show the time used
y the Corei5 machine described in Section 5.2 when using 1, 2
nd 4 cores respectively with the sgemm function of the MKL li-
rary. Column 706 shows the time used by the same computation
hen it is performed in a Zynq 706 board using the code showed
n Fig. 5 and the OmpSs compilation and execution framework. As
t can be seen the FPGA board is competitive with the conventional
MP with a result between 1 and 2 Corei5 cores in performance
erms. Fig. 10 shows the energy consumption of the same compu-
ation in the same machines. As it shows the FPGA system clearly
utperforms the conventional SMPs in terms of energy consump-
ion which shows that our approach is promising for future com-
uting systems. 
What is more important from the results showed in Figs. 9 and
0 is not that an FPGA of an older technology process can clearly
utperform in terms of energy a conventional processor but the
act that writing the code for the FPGA was actually simpler than
riting the code for the SMP. Indeed, as mentioned above the
PGA code was directly the one showed in Fig. 5 while the SMP
ode was changed to call the parallel sgemm version of the MKL
ibrary instead of the original matrix multiply function. So, OmpSs
as not used for the Core i5 version. Arguably, the change was not
umbersome neither extensive but the fact is that the naive origi-
270 C. Álvarez et al. / Microprocessors and Microsystems 47 (2016) 262–277 
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i  nal version of the MxM code, although compiled with the -O3 op-
timization ﬂag, performed much (36 × slowdown) worse than the
MKL sgemm implementation forcing us to change the code to pro-
vide a fair evaluation. In our opinion this highlights the potential of
using the OmpSs programming model for heterogeneous systems. 
7. Related work 
The AXIOM project will exploit the OmpSs dataﬂow features in
the AXIOM heterogeneous architecture. OmpSs is the result of the
integration of StarSs [14] and OpenMP. 
In this section we discuss some work that has been fundamen-
tal for the development of this project and provided the neces-
sary inspiration and vision to develop some basic concepts related
to the dataﬂow execution model. Dataﬂow execution model had
been studied since long time ago [15] as they provide a simple
an elegant way to eﬃciently move data from one computational
thread to another one [16,17] . In the context of the TERAFLUX
project [9,18] such dataﬂow model had been extended to multi-
ple nodes executing seamlessly thanks to the support of an ap-
propriate memory model [7,10] . In such memory model a com-
bination of consumer-producer patterns [8,19] and transactional
memory [20,21] permits a novel combination of dataﬂow concepts
and transactions in order to address the consistency across nodes,
where each node is assumed to be cache-coherent, i.e., like in
a classical multi-core. Dataﬂow models also allow the system to
take care in a distributed way of faults that may compromise a
node [22,23] . 
In order to integrate heterogeneous execution of the same
applications over processors and FPGA fabric, OmpSs@FPGA is a
key point in the project. Although to the best of our knowledge
OmpSs@FPGA [24, 25] is the ﬁrst successful attempt to implement
hardware accelerators from high-level directives in a total trans-
parent way, other approaches have been used in the past. Some
tools try to reduce the FPGA programmability problem by offering
the possibility of generating HDL code from C or C-like languages
like ROCCC [26,27] or generating systems with an embedded soft
processor connected to the generated hardware accelerators like
LegUp [28] and C2H tool [29] . However, with the new SMP/FPGA
SoCs, new strategies are required in order to exploit those current
heterogeneous and parallel platforms. Our ecosystem also covers
runtime support for parallel execution of heterogeneous tasks on
those SoCs, unlike other. 
PGI [30] and HMPP [31] programming models are two other ap-
proaches quite related to OmpSs. PGI uses compiler technology to
oﬄoad the execution of loops to the accelerators. HMPP also an-
notates functions as tasks to be oﬄoaded to the accelerators. We
think that OmpSs has higher potential in that it shifts part of the
intelligence that HMPP and PGI delegate in the compiler to the
OmpSs runtime system. Although these alternatives do support a
fair amount of asynchronous computations expressed as futures
or continuations, the level of lookahead they support is limited in
practice. 
To execute over several nodes, OmpSs@cluster [32] is one of
the alternatives explored in the project. As alternatives, Partitioned
Global Address Space (PGAS) programming models expose an ab-
stracted shared address space to the programmer simplifying its
task, while data and thread locality awareness is kept to en-
hance performance. Representative PGAS languages are UPC [33] ,
and X10 [34] ; and Chapel [35] , which implement Asynchronous
PGAS model, offering asynchronous parallelism. An alternative way
to provide asynchronous parallelism on clusters is a hybrid pro-
gramming model that composes SMPSs [36] , that inspired OmpSs,
with MPI. The main idea is to encapsulate the communications in
tasks so they are executed when the data is ready. This techniquechieves an asynchronous dataﬂow execution of both communica-
ion and computation. 
OpenCL [37] attempts to unify the programming models for
eneral-purpose multi-core architectures and the different types of
ardware accelerators (Cell B.E., GPUs, FPGAs, DSPs, etc.). The par-
icipation of silicon vendors (e.g., Intel, IBM, NVIDIA, and AMD) in
he deﬁnition of this open standard ensures portability, low-level
ccess to the hardware, and supposedly high performance. We be-
ieve, however, that OpenCL still exposes much of the low-level de-
ails (i.e. explicit platform and context management, kernel special
ntrinsic functions, explicit program, kernel and data transfer man-
gement, etc.), making it cumbersome to use by non-experts. 
Another alternative for mutli-node programming is DSM. DSM
s a recently revived topic [38] . Some attempts for creating Soft-
are DSM implementations for Linux have been carried out dur-
ng the last decades. Examples are Treadmarks (TMK), JIAJIA [39] ,
mni/SCASH [40,41] , Jump [42,43] , Parade [44,45] , NanosDSM [46] .
ome of these projects only supported very speciﬁc hardware, and
one of them has been maintained during the last decade. 
Regarding applications, state-of-the-art implementations of
ideo-surveillance or voice-identiﬁcation scenarios currently rely
n machine learning techniques based on deep neural networks
DNNs). As recent studies have pointed out, DNNs are particu-
arly good for addressing computer vision image classiﬁcation and
ecognition problems exhibiting highly non-linear properties. Ap-
lications ranging from face recognition [47] and age/gender es-
imation [48] to pedestrian detection [49] have experienced dra-
atic improvements in terms of accuracy just by training DNNs
ith huge amounts of data. Due to the architectural properties of
hese models and the advances in HPC, it is now cost-effective to
assively scale the infrastructure to train such networks with mil-
ions of sample images that have been previously manually tagged
y humans on the widely-available social networking services. 
The proliferation of frameworks and libraries such as
affe [50] and cuDNN [51] have democratized the usage of
arallelized DNN-based solutions on GPU architectures. How-
ver, there is a lack of ready-to-deploy implementations of DNN
nference engines for embedded platforms powered by FPGA
ccelerators. Since DNN evaluation is highly parallel in nature,
t is feasible to oﬄoad all the required SGEMM matrix multiply
perations to FPGAs, and also to execute forward propagation in
n eﬃcient manner through the OmpSs programming model. 
Once DNN models are trained as a result of a process that usu-
lly takes several days on a GPU cluster, it is then possible to eval-
ate them on the AXIOM board. With this idea in mind, we aim to
roduce a generic easy-to-use, low-power hardware/software stack
o cheaply deploy machine learning solutions based on DNNs in-
eracting with the Cyber-Physical world. This ecosystem powered
y the AXIOM platform is expected to solve a myriad of computer
ision problems, and thus dramatically improve productivity on a
ide range of industries. 
. Conclusions and future work 
In this paper, we have presented the software layers that we
re developing on the AXIOM H2020 European Project. The main
bjective of the project is to bring to reality a novel small board
hich aims at becoming a very powerful basic brick of future
nterconnected and scalable embedded Cyber-physical systems,
nd speciﬁcally we focus on the application domains of Video-
urveillance, deep learning and Smart-home. The module consists
f both hardware and software that will be designed and demon-
trated in the project. 
On one hand, the target board architecture will be a board
ased on a SoC with several ARM cores and an FPGA, like the Xil-
nx Zynq, and with the Arduino interface to be extensible. The AX-
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I  
c  
c  
w  
p  
s  
o  
T  
a  
p  
n
 
a  
i  
t  
t  
a  
g  
t  
t  
t  
f  
a
 
g  
p  
s  
l  
b  
t  
m  
p
 
p  
p  
i  
c
A
 
H  
6  
g  
T
(
R
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
[  
 
[  
 
[  
 
 
 
 
[  
 
 
[  
 
 
[  
 
 
 
[
[  
 
 
[  
 
 
 
[  
 
 
 
 
[  
 
[  
 
 
[OM system will comprise several of such boards linked through
ustom communication links, and providing application memory
oherence at software level. On the other hand, we will research
ays to easy programmability of the system, based on the OmpSs
rogramming model and DSM-like techniques to achieve a global
ystem image for applications. Currently, we are in the process
f designing a high-speed communications layer between boards.
hese communication will be implemented using the transceivers
vailable in the Zynq SoC. We have also started looking at the ap-
lication requirements to ensure that our platform ﬁts with their
eeds. 
The expected impacts obtained from the AXIOM project include
 platform interfacing with the physical world through compatibil-
ty with Arduino shields. This platform will be aimed to become
he hardware and software platform for large scale production. In
his sense we want to develop an autonomous technology that is
ble to break the Embedded Systems energy eﬃciency and pro-
rammability barriers. The same set of technologies are expected
o represent the base for future European industrial exploitation in
he HPC and Embedded Computing markets. Finally, it is expected
o provide the basis for a new European-level research at the fore-
ront of the development of extreme-performance system software
nd tools. 
Our preliminary experiments have shown that the OmpSs pro-
ramming model increases the expressiveness of serial or pthreads
rogramming, thus allowing developers to focus on solving the is-
ues related to the algorithms, instead of dealing with the low-
evel details of the communications among boards or data transfers
etween the cores and the embedded FPGA. Also we show that
his easiness in programmability is joined by competitive perfor-
ance and lower energy consumption when compared to standard
rocessors. 
The key features of the project presented in this paper are the
ossibility to modularly enhance the capabilities of the board, im-
rove its interface with the physical world, ﬂexibly reconﬁguring
t for accelerating speciﬁc functions, while providing energy eﬃ-
iency and easy programmability. 
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